Amazon cover image
Image from Amazon.com

Neuromorphic circuits for nanoscale devices / Pinaki Mazumder, Yalcin Yilmaz, Idongesit Ebong, Woo Hyung Lee.

By: Contributor(s): Material type: TextTextSeries: River Publishers series in biomedical engineeringPublisher: Gistrup, Denmark : River Publishers, [2019]Description: 1 online resourceContent type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9788770220590
  • 877022059X
Subject(s): Genre/Form: Additional physical formats: Print version:: Neuromorphic Circuits for Nanoscale Devices.DDC classification:
  • 621.381 23
LOC classification:
  • TK7875 .M39 2019
Online resources:
Contents:
Front Cover; Half Title; Series Page -- RIVER PUBLISHERS SERIES IN BIOMEDICAL ENGINEERING; Title Page; Copyright Page; Contents; Preface; Acknowledgement; List of Contributors; List of Figures; List of Tables; List of Abbreviations; Chapter 1 -- Introduction; 1.1 Discovery; 1.2 The Missing Memristor; 1.2.1 Definitions; 1.2.2 DC Response of an Ideal Memristor; 1.2.3 AC Response of an Ideal Memristor; 1.2.4 AC Response of an Ideal Memristor: Higher Frequencies; 1.2.5 Some Further Observations; 1.2.5.1 Requirement 1: Nonlinearity; 1.2.5.2 Requirement 2: Continuous ' v. q
1.2.5.3 Requirement 3: Strictly monotonically increasing ' v. q1.2.6 Summary; 1.3 Memristive Devices and Systems; 1.3.1 Definitions; 1.3.2 Resistive Switching Mechanisms; 1.3.3 Transport of Mobile Ions; 1.3.4 Formation of Conduction Filaments; 1.3.5 Phase Change Transitions; 1.3.6 Resonant Tunneling Diodes; 1.3.7 Magnetoresistive Memory, Nanoparticles and Multi-State Devices; 1.3.7.1 Spin-transfer torque; 1.3.7.2 Nanoparticles; 1.3.7.3 Multi-state memories; 1.4 Neuromorphic Computing; 1.4.1 Memristive Synapse; 1.4.2 Memristive Neuron; 1.4.3 Memristive Neural Networks
1.4.3.1 Crossbar processing: Read1.4.3.2 Crossbar processing: Write; 1.4.3.3 Crossbar processing: Training; 1.5 Looking Forward; References; Chapter 2 -- Crossbar Memory Simulation and Performance Evaluation; 2.1 Introduction; 2.1.1 Motivation; 2.1.2 Contrast with Competing Technologies; 2.1.3 Amorphous Si Crossbar Memory Cell; 2.2 Structure; 2.2.1 Crossbar Modeling; 2.3 Write Strategy and Circuit Implementation; 2.4 Read Strategy and Circuit Implementation; 2.5 Memory Architecture; 2.6 Power Dissipation; 2.6.1 Power Estimation; 2.6.2 Analytical Modeling on Static Power; 2.7 Noise Analysis
2.8 Area Overhead2.8.1 Bank-based System Design; 2.9 Technology Comparison; References; Chapter 3 -- Memristor Digital Memory; 3.1 Introduction; 3.2 Adaptive Reading and Writing in Memristor Memory; 3.3 Simulation Results; 3.3.1 High State Simulation (HSS); 3.3.2 Background Resistance Sweep (BRS); 3.3.3 Minimum Resistance Sweep (MRS); 3.3.4 Diode Leakage Current (DLC); 3.3.5 Power Modeling; 3.4 Adaptive Methods Results and Discussion; 3.5 Chapter Summary; References; Chapter 4 -- Multi-Level Memory Architecture; 4.1 Introduction; 4.2 Multi-State Memory Architecture; 4.2.1 Architecture
4.2.2 Read/Write Circuitry4.2.3 Array Voltage Bias Scheme; 4.2.4 Read/Write Operations Flow; 4.2.5 State Derivations; 4.3 Read/Write Operations; 4.3.1 Read/Write Simulations; 4.3.2 Read Disturbances to the Neighboring Cells; 4.4 Effects of Variations; 4.4.1 Variations in Programming Voltage; 4.4.2 Variations in Series Resistance; 4.4.3 Reduced-Impact Read Scheme; 4.4.4 Resistance Distributions after Array Writes; 4.5 Conclusion; References; Chapter 5 -- Neuromorphic Building Blocks with Memristors; 5.1 Introduction; 5.2 Implementing Neuromorphic Functions with Memristors
Summary: Nanoscale devices attracted significant research effort from the industry and academia due to their operation principals being based on different physical properties which provide advantages in the design of certain classes of circuits over conventional CMOS transistors. Neuromorphic Circuits for Nanoscale Devices contains recent research papers presented in various international conferences and journals to provide insight into how the operational principles of the nanoscale devices can be utilized for the design of neuromorphic circuits for various applications of non-volatile memory, neural network training/learning, and image processing. The topics discussed in the book include: * Nanoscale Crossbar Memory Design * Q-Learning and Value Iteration using Nanoscale Devices * Image Processing and Computer Vision Applications for Nanoscale Devices * Nanoscale Devices based Cellular Nonlinear/Neural Networks.
Item type:
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Home library Collection Call number Materials specified Status Date due Barcode
Electronic-Books Electronic-Books OPJGU Sonepat- Campus E-Books EBSCO Available

Includes bibliographical references and index.

Front Cover; Half Title; Series Page -- RIVER PUBLISHERS SERIES IN BIOMEDICAL ENGINEERING; Title Page; Copyright Page; Contents; Preface; Acknowledgement; List of Contributors; List of Figures; List of Tables; List of Abbreviations; Chapter 1 -- Introduction; 1.1 Discovery; 1.2 The Missing Memristor; 1.2.1 Definitions; 1.2.2 DC Response of an Ideal Memristor; 1.2.3 AC Response of an Ideal Memristor; 1.2.4 AC Response of an Ideal Memristor: Higher Frequencies; 1.2.5 Some Further Observations; 1.2.5.1 Requirement 1: Nonlinearity; 1.2.5.2 Requirement 2: Continuous ' v. q

1.2.5.3 Requirement 3: Strictly monotonically increasing ' v. q1.2.6 Summary; 1.3 Memristive Devices and Systems; 1.3.1 Definitions; 1.3.2 Resistive Switching Mechanisms; 1.3.3 Transport of Mobile Ions; 1.3.4 Formation of Conduction Filaments; 1.3.5 Phase Change Transitions; 1.3.6 Resonant Tunneling Diodes; 1.3.7 Magnetoresistive Memory, Nanoparticles and Multi-State Devices; 1.3.7.1 Spin-transfer torque; 1.3.7.2 Nanoparticles; 1.3.7.3 Multi-state memories; 1.4 Neuromorphic Computing; 1.4.1 Memristive Synapse; 1.4.2 Memristive Neuron; 1.4.3 Memristive Neural Networks

1.4.3.1 Crossbar processing: Read1.4.3.2 Crossbar processing: Write; 1.4.3.3 Crossbar processing: Training; 1.5 Looking Forward; References; Chapter 2 -- Crossbar Memory Simulation and Performance Evaluation; 2.1 Introduction; 2.1.1 Motivation; 2.1.2 Contrast with Competing Technologies; 2.1.3 Amorphous Si Crossbar Memory Cell; 2.2 Structure; 2.2.1 Crossbar Modeling; 2.3 Write Strategy and Circuit Implementation; 2.4 Read Strategy and Circuit Implementation; 2.5 Memory Architecture; 2.6 Power Dissipation; 2.6.1 Power Estimation; 2.6.2 Analytical Modeling on Static Power; 2.7 Noise Analysis

2.8 Area Overhead2.8.1 Bank-based System Design; 2.9 Technology Comparison; References; Chapter 3 -- Memristor Digital Memory; 3.1 Introduction; 3.2 Adaptive Reading and Writing in Memristor Memory; 3.3 Simulation Results; 3.3.1 High State Simulation (HSS); 3.3.2 Background Resistance Sweep (BRS); 3.3.3 Minimum Resistance Sweep (MRS); 3.3.4 Diode Leakage Current (DLC); 3.3.5 Power Modeling; 3.4 Adaptive Methods Results and Discussion; 3.5 Chapter Summary; References; Chapter 4 -- Multi-Level Memory Architecture; 4.1 Introduction; 4.2 Multi-State Memory Architecture; 4.2.1 Architecture

4.2.2 Read/Write Circuitry4.2.3 Array Voltage Bias Scheme; 4.2.4 Read/Write Operations Flow; 4.2.5 State Derivations; 4.3 Read/Write Operations; 4.3.1 Read/Write Simulations; 4.3.2 Read Disturbances to the Neighboring Cells; 4.4 Effects of Variations; 4.4.1 Variations in Programming Voltage; 4.4.2 Variations in Series Resistance; 4.4.3 Reduced-Impact Read Scheme; 4.4.4 Resistance Distributions after Array Writes; 4.5 Conclusion; References; Chapter 5 -- Neuromorphic Building Blocks with Memristors; 5.1 Introduction; 5.2 Implementing Neuromorphic Functions with Memristors

5.2.1 Lateral Inhibition

Online resource; title from digital title page (viewed on January 15, 2020).

Nanoscale devices attracted significant research effort from the industry and academia due to their operation principals being based on different physical properties which provide advantages in the design of certain classes of circuits over conventional CMOS transistors. Neuromorphic Circuits for Nanoscale Devices contains recent research papers presented in various international conferences and journals to provide insight into how the operational principles of the nanoscale devices can be utilized for the design of neuromorphic circuits for various applications of non-volatile memory, neural network training/learning, and image processing. The topics discussed in the book include: * Nanoscale Crossbar Memory Design * Q-Learning and Value Iteration using Nanoscale Devices * Image Processing and Computer Vision Applications for Nanoscale Devices * Nanoscale Devices based Cellular Nonlinear/Neural Networks.

eBooks on EBSCOhost EBSCO eBook Subscription Academic Collection - Worldwide

There are no comments on this title.

to post a comment.

O.P. Jindal Global University, Sonepat-Narela Road, Sonepat, Haryana (India) - 131001

Send your feedback to glus@jgu.edu.in

Hosted, Implemented & Customized by: BestBookBuddies   |   Maintained by: Global Library