Microprocessor architecture : from simple pipelines to chip multiprocessors / Jean-Loup Baer.
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
- text
- computer
- online resource
- 9780511675461
- 0511675461
- 9780511672217
- 0511672217
- 9780511669361
- 0511669364
- 9780511739132
- 0511739133
- 9780511671463
- 0511671466
- 9786612486708
- 6612486708
- 9780511811258
- 051181125X
- 004.2/2 22
- QA76.5
Item type | Home library | Collection | Call number | Materials specified | Status | Date due | Barcode | |
---|---|---|---|---|---|---|---|---|
![]() |
OPJGU Sonepat- Campus | E-Books EBSCO | Available |
Includes bibliographical references and index.
Introduction -- The basics -- Superscalar processors -- Front-end : branch predictio, instruction fetching, and register renaming -- Back-end : instruction scheduling, memory access instructions, and clusters -- The cache hierarchy -- Multiprocessors -- Multithreading and (chip) multiprocessing -- Current limitations and future challenges.
Print version record.
This describes microprocessor architecture, from in-order short pipeline designs to out-of-order superscalars. The emphasis is on how things work at a black box and algorithmic level, with enough detail at the register transfer level to allow appreciation of how design features enhance performance as well as complexity.
eBooks on EBSCOhost EBSCO eBook Subscription Academic Collection - Worldwide
There are no comments on this title.